



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/657,470

09/08/2003

Naoto Hirota

KANEKO.008AUS

9817

<sup>7590</sup>  
MURAMATSU & ASSOCIATES  
114 PACIFICA  
SUITE 310  
Irvine, CA 92618

03/19/2008

EXAMINER

CALEY, MICHAEL H

ART UNIT

PAPER NUMBER

2871

MAIL DATE

DELIVERY MODE

03/19/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b>		<b>Applicant(s)</b>	
	10/657,470		HIROTA, NAOTO	
	<b>Examiner</b>		<b>Art Unit</b>	
	MICHAEL H. CALEY		2871	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,3,4,6,7,9,10,12,13,15,16 and 18-52 is/are pending in the application.  
     4a) Of the above claim(s) 9,10,12,13,15,16 and 18-52 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3,4,6,7 and 9 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 08 September 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
     a) ☒ All    b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)            | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date. ____.                                      |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>9/8/03; 2/2/04; 6/20/05</u>                                   | 6) <input type="checkbox"/> Other: ____.                          |

## **DETAILED ACTION**

### ***Election/Restrictions***

Claims 9, 10, 12, 13, 15, 16, and 18-52 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 2/15/08.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claims 1 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki et al. (U.S. Patent No. 6,407,791 “Suzuki”).**

Regarding claim 1, Suzuki discloses a color active matrix type vertically aligned mode liquid crystal display comprising on a substrate:

a scan signal wiring (Figure 8 element 55);

a video signal wiring (Figure 8 element 56);

a thin film transistor (54) which is formed at an intersection of the scan signal wiring and the video signal wiring;

a transparent pixel electrode (Figure 8 element 71; Column 10 line 52) connected to the thin film transistor (Figure 14) element in which two or more long and slender slits are formed (Figure 8 element 74);

an active matrix substrate (Figure 9 element 11) having a liquid crystal alignment direction control electrode (Figure 8 element 73) in a lower layer of the slits of the transparent pixel electrode currently formed via an insulator film (Figure 9 element 62);

a substrate (Figure 9 element 12) facing the active matrix substrate; and

an anisotropic liquid crystal layer (Figure 9 element 20) having a negative dielectric constant (Column 5 lines 50-53);

wherein in order to impress a voltage to liquid crystal molecules vertically aligned (Figure 9 element 20) between the active matrix substrate and the other substrate, and to make the liquid crystal molecules tilt in different two directions (Figure 9 element 20), two kinds of following electrode structures are formed in one pixel of the active matrix substrate:

(i) an electrode structure in which a transparent flat common electrode (Figure 9 element 81) is used on the other substrate side, and for the transparent pixel electrodes facing the transparent flat common electrode in the active matrix substrate side, patterns having a shape of a long and slender slit are formed (Figure 8 element 74);

(ii) an electrode structure in which a transparent flat common electrode is used in the other substrate side, and for the transparent pixel electrode facing the transparent flat common electrode in the active matrix substrate side, patterns having a shape of a long and slender slit are formed, and a liquid crystal alignment direction control electrode

having almost the same shape as a shape of the slits and a larger dimension than a dimension of the slits is formed in a lower layer of the slits (Figures 8 and 9 element 73) via the insulator film (Figure 9 element 62).

Suzuki fails to disclose the other substrate facing the active matrix substrate as a color filter substrate. In a separate embodiment, however, Suzuki teaches that the substrate facing the active matrix substrate may have a color filter (Column 12 lines 12-16).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the substrate other than the active matrix substrate as a color filter substrate. One would have been motivated to form the substrate as a color filter substrate to benefit from color display.

Regarding claim 7, Suzuki discloses adjacent transparent pixel electrodes in a direction of the scan signal wiring are connected to a thin film transistor component controlled by mutually different scan signal wirings (Figure 8).

**Claims 3, 4, and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki in view of Shimoshikiryō (U.S. Patent No. 6,958,791).**

Regarding claim 3, Suzuki discloses the display such that:

when a potential of the transparent pixel electrode separated for every pixel of the active matrix substrate side is lower than a potential of the facing flat common electrode on the color filter substrate side, a potential of the liquid crystal alignment direction

Art Unit: 2871

control electrode currently placed in a lower layer of the slit of the transparent pixel electrode is set lower than a potential of the transparent pixel electrode (Column 11 lines 1-8, Column 11 lines 24-31); and

when a potential of the transparent pixel electrode separated for every pixel of the active matrix substrate side is higher than a potential of the facing flat common electrode on the color filter substrate side, a potential of the liquid crystal alignment direction control electrode currently placed in a lower layer of the slit of the transparent pixel electrode is set higher than a potential of the transparent pixel electrode (Column 11 lines 1-8, Column 11 lines 24-31).

Suzuki fails to disclose the polarities of the potential of the transparent pixel electrode, and the potential of the liquid crystal alignment control electrode as reversed to a polarity of the potential of the flat common electrode in the color filter substrate side every vertical scanning period. Shimoshikiryo, however, teaches such a reversal of polarity for every vertical scanning period as a means of reducing flicker (Column 18 lines 20-61).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to drive the display disclosed by Suzuki by reversing the polarity in every vertical scanning period. One would have been motivated to drive the display as proposed to reduce display flicker (Column 18 lines 20-61).

Regarding claims 4 and 6, Suzuki as modified by Shimoshikiryo further discloses two rows of liquid crystal alignment direction control electrodes that are mutually separated and set

Art Unit: 2871

at potentials different from each other and as mutually exchanged in every fixed pixel cycle, due to polarity inversion between pixels.

***Contact Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL H. CALEY whose telephone number is (571)272-2286. The examiner can normally be reached on M-F 8:30 a.m. - 5:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Michael H. Caley/  
Primary Examiner, Art Unit 2871